IN THE CLAIMS

Please cancel claims 11 and 37 thru 40 without prejudice or disclaimer, amend claims 1 thru 3, 6 thru 8, 12, 13, 15, 17, 19, 21, 22, 24, 26 thru 32 and 34, and add claims 41 thru 43, as follows:

1. (Currently Amended) An apparatus, comprising:

1

2

3

5

10

11

12

13

14

15

16

17

a converter for converting an input optical signal to an original electrical signal;

an identification unit for receiving said original electrical signal, for generating a first signal comprising said original electrical signal delayed by a predetermined quantity of time, for generating a second signal comprising said original electrical signal not delayed, for comparing said first and second signals, for forming a third signal in dependence upon said comparing of said first and second signals, and for detecting a bit rate in dependence upon said third signal;

a clock generator for generating a separate reference clock signal in dependence upon said detected bit rate; and

a recovery unit for recovering an input clock signal and data from said input optical signal in dependence upon said reference clock signal;

wherein said identification unit further comprises:

a first unit for delaying said original electrical signal, for performing an exclusive -OR operation upon said first and second signals, and for forming said third signal in dependence upon said exclusive-OR operation performed upon said first and second signals; and

| 8 | a second unit for low-pass filtering said third signal, and for detecting said bit rate in |
|----|--|
| 9 | dependence upon a voltage level of said low-pass filtered third signal; |
| :0 | said second unit comprising: |
| 21 | a low-pass filter for low-pass filtering said third signal; |
| .2 | an analog-to-digital converter for receiving said low-pass filtered third signal, |
| 23 | and for converting said low-pass filtered third signal from an analog signal to a digital |
| 24 | signal; and |
| 25 | a bit rate deriving unit for deriving said bit rate in dependence upon |
| 26 | information related to a voltage level of said digital signal received from said analog- |
| 27 | to-digital converter and a predetermined bit rate. |
| | |
| 28 | 2. (Currently Amended) The apparatus of claim 1, said apparatus corresponding to |
| 29 | comprising an optical receiver for receiving optical signals having a plurality of different bit |
| 30 | rates. |
| | |
| 1 | 3. (Currently Amended) The apparatus of claim 1, said bit rate of said input optical |
| 2 | signal corresponding to comprising a transmission rate. |
| | |
| 1 | 4. (Previously Presented) The apparatus of claim 1, further comprising an amplifier |
| 2 | for amplifying said original electrical signal received from said converter. |
| | |

5. (Original) The apparatus of claim 4, said amplifier outputting said amplified

electrical signal to said identification unit.

2

1

2

3

1

2

- 6. (Currently Amended) The apparatus of claim 1, said converter corresponding to comprising an optoelectric converter.
- 7. (Currently Amended) The apparatus of claim 1, said identification unit corresponding to comprising a bit rate identification unit.
 - 8. (Currently Amended) The apparatus of claim 1, said comparing performed by said identification unit corresponding to comprising said identification unit performing an exclusive-OR logic operation upon said first and second signals.

Claims 9 - 11. (Cancelled)

- 12. (Currently Amended) The apparatus of claim 1, said first unit corresponding to comprising a bit rate identification signal generator.
- 13. (Currently Amended) The apparatus of claim 1, said second unit corresponding to comprising a bit rate deriving unit.

Claim 14. (Cancelled)

| 15. (Currently | y Amended) |) The apparatus | of claim 1 | , said first | unit comprising: |
|----------------|------------|-----------------|------------|--------------|------------------|
|----------------|------------|-----------------|------------|--------------|------------------|

a buffer unit for receiving said original electrical signal, and for outputting two duplicate signals substantially equivalent to said original electrical signal, said two duplicate signals comprising a primary signal and a secondary signal;

a delay unit for receiving said primary signal, for delaying said primary signal by said predetermined quantity of time, and for outputting said delayed primary signal, said delayed primary signal corresponding to comprising said first signal and said secondary signal corresponding to comprising said second signal; and

an operator unit for performing said exclusive-OR logic operation upon said first and second signals.

- 16. (Previously Presented) The apparatus of claim 1, said clock generator comprising a plurality of oscillators for generating clocking signals of different frequencies, said oscillators being selectively operated to generate said reference clock signal in dependence upon said bit rate detected by said identification unit.
- 17. (Currently Amended) A method of operating a receiver which functions independently of a bit rate of a received signal, comprising:

receiving an original signal;

i

5

6

7

10

1

2

3

4

1

2

3

5

generating a resultant signal by performing an exclusive-OR operation on a first signal and a second signal, said first signal corresponding to comprising said original signal delayed by a predetermined quantity of time, said second signal corresponding to comprising

| 7 | said original signal not delayed; |
|---|---|
| 8 | determining a bit rate of said original signal by low-pass filtering said resultant signal, |
| 9 | and determining a voltage level of the low-pass filtered resultant signal; |
| 0 | generating a reference clock signal separate from said original signal and in |
| 1 | dependence upon said determined bit rate; and |
| 2 | recovering an input clock signal and data from said original signal in dependence |
| 3 | upon said reference clock signal. |
| | Claim 18. (Cancelled) |
| 1 | 19. (Currently Amended) The method of claim 17, said original signal comprising an |
| 2 | input optical signal, said method[[,]] further comprising: |
| 3 | converting said input optical signal to an electrical signal; |
| 4 | outputting two duplicate signals substantially equivalent to said electrical signal, said |
| 5 | two duplicate signals comprising a primary signal and a secondary signal; and |
| 6 | delaying said primary signal by said predetermined quantity of time, and outputting |
| 7 | said primary signal, said delayed primary signal comprising said first signal. |
| 1 | 20. (Previously Presented) The method of claim 17, said first and second signals |

21. (Currently Amended) The method of claim 17, said method corresponding to

comprising electrical signals.

comprising receiving signals having a plurality of different bit rates.

- 22. (Currently Amended) The method of claim 17, said original signal received corresponding to comprising a plurality of original signals received, said recovering of said input clock signal and data from said original signal being performed for said plurality of original signals received, said plurality of original signals received having a respective plurality of different bit rates.
- 23. (Original) The method of claim 17, said recovering of said input clock signal and data from said original signal being performed for a plurality of original signals received, said plurality of original signals received having a respective plurality of different bit rates.
- 24. (Currently Amended) The method of claim 17, said method corresponding to comprising receiving optical signals having a plurality of different bit rates.
 - 25. (Previously Presented) The method of claim 17, further comprising: receiving an input optical signal;
 - converting said input optical signal to an original electrical signal;
- outputting two duplicate signals substantially equivalent to said original electrical signal, said two duplicate signals comprising a primary signal and a secondary signal; and
- delaying said primary signal by said predetermined quantity of time, and outputting said primary signal, said delayed primary signal comprising said first signal, said outputted

primary signal comprising said second signal.

| 26. (Currently Amended) The method of claim 17, said receiving of said original |
|--|
| signal being performed by an optoelectric converter, said original signal being an [[optic]] |
| optical signal, said optoelectric converter converting said original [[optic]] optical signal to |
| an electrical signal, said method further comprising: |

outputting two duplicate signals substantially equivalent to said electrical signal, said two duplicate signals comprising a primary signal and a secondary signal, said outputting of said two duplicate signals being performed by a buffer; and

delaying said primary signal by said predetermined quantity of time, and outputting said primary signal, said delayed primary signal comprising said first signal, and said outputted primary signal comprising said second signal.

- 27. (Currently Amended) The method of claim 17, said generating of said reference clock signal being performed by a clock generator, said clock generator comprising a plurality of oscillators for generating clocking signals of different frequencies, and selectively operating said oscillators being selectively operated to generate said reference clock signal in dependence upon said detected bit rate.
 - 28. (Currently Amended) An apparatus, comprising:
 a converter for converting an input optical signal to an original electrical signal;
 an identification unit for receiving said original electrical signal, for generating a first

- signal comprising said original electrical signal delayed by a predetermined quantity of time,
- for generating a second signal comprising said original electrical signal not delayed, for
- forming a third signal by performing an exclusive-OR logic operation upon said first and
- second signals, and for detecting a bit rate in dependence upon said third signal;
 - a clock generator for generating a reference clock signal in dependence upon said detected bit rate; and
 - a recovery unit for recovering an input clock signal and data from said input optical signal in dependence upon said reference clock signal;
 - said identification unit comprising:

10

11

12

13

14

15

16

1

2

3

1

2

- a first unit for delaying said original electrical signal, for performing said exclusive-OR operation upon said first and second signals, and for forming said third signal; and
- a second unit for <u>low-pass</u> filtering said third signal, and for detecting said bit rate in dependence upon a voltage level of said <u>low-pass</u> filtered third signal.
- 29. (Currently Amended) The apparatus of claim 28, said clock generator comprising a plurality of oscillators for generating clocking signals of different frequencies and for selectively operating said oscillators to generate said reference clock signal in dependence upon said bit rate detected by said identification unit.
- 30. (Currently Amended) The apparatus of claim 28, said input optical signal corresponding to comprising a plurality of input optical signals, said recovering of said input clock signal and data from said input optical signal being performed for each of said plurality

- of input optical signals, said plurality of input optical signals received having a plurality of different bit rates.
 - 31. (Currently Amended) The apparatus of claim 30, said converter corresponding to comprising an optoelectric converter.
 - 32. (Currently Amended) The apparatus of claim 31, said identification unit corresponding to comprising a bit rate identification unit.

Claim 33. (Cancelled)

2

1

2

1

2

3

5

6

2

3

- 34. (Currently Amended) The apparatus of claim 28, said second unit comprising:
 a <u>low-pass</u> filter for <u>low-pass</u> filtering said third signal;
 an analog-to-digital converter for receiving said <u>low-pass</u> filtered third signal, and for
 - a determiner for determining said bit rate in dependence upon said digital signal received from said analog-to-digital converter.

converting said low-pass filtered third signal from an analog signal to a digital signal; and

- 35. (Previously Presented) The apparatus of claim 28, said first unit comprising: a buffer unit for receiving said original electrical signal, and for outputting two
- duplicate signals substantially equivalent to said original electrical signal, said two duplicate
- signals comprising a primary signal and a secondary signal;

a delay unit for receiving said primary signal, for delaying said primary signal by said predetermined quantity of time, and for outputting said primary signal, said delayed primary signal comprising said first signal; and

an operator unit for performing said exclusive-OR logic operation upon said first and second signals.

36. (Previously Presented) The apparatus of claim 28, said clock generator comprising a plurality of oscillators for generating clocking signals of different frequencies, said oscillators being selectively operated to generate said reference clock signal in dependence upon said bit rate detected by said identification unit.

Claims 37 - 40. (Canceled)

5

6

8

9

1

2

3

1

2

2

1

- 41. (New) The apparatus of claim 1, wherein said recovery unit comprises a programmable recovery unit.
- 42. (New) The method of claim 17, wherein said recovery step is performed by a programmable recovery unit.
 - 43. (New) The apparatus of claim 28, wherein said recovery unit comprises a programmable recovery unit.